Next generation I/O power delivery design through SIPD co-analysis & comprehensive platform validation

This paper illustrates many different approaches in solving I/O power delivery noise issues and walk through pre-silicon design solution. It covers circuit and architectural design influence, on silicon and on board decoupling solutions selection and package and platform design optimization. SIPD co-simulations and appropriate package return path are the main topic to discuss in this paper and certainly impedance (Z) profile and transient analysis will be performed to observe the noise frequency and accurately address the root cause. All the above will be verified through comprehensive validation data.