The design of easily scalable bus arbiters with different dynamic priority assignment schemes

With the advent of sophisticated multi-processor computing systems, the design of bus arbitration circuits has become a critical issue; in fact, performance of the system heavily depends on how efficiently accesses to the bus are regulated by the bus contention resolution mechanism. In this paper we present experimental data on the implementation of an easily scalable mixed centralized/distributed arbitration circuit realizing different dynamic priority assignment schemes.