Title :
A manufacturable dual channel (Si and SiGe) high-k metal gate CMOS technology with multiple oxides for high performance and low power applications
Author :
Krishnan, S. ; Kwon, U. ; Moumen, N. ; Stoker, M.W. ; Harley, E.C.T. ; Bedell, S. ; Nair, D. ; Greene, B. ; Henson, W. ; Chowdhury, M. ; Prakash, D.P. ; Wu, E. ; Ioannou, D. ; Cartier, E. ; Na, M.-H. ; Inumiya, S. ; McStay, K. ; Edge, L. ; Iijima, R. ; Ca
Author_Institution :
IBM SRDC, Hopewell Junction, NY, USA
Abstract :
Band-gap engineering using SiGe channels to reduce the threshold voltage (VTH) in p-channel MOSFETs has enabled a simplified gate-first high-κ/metal gate (HKMG) CMOS integration flow. Integrating Silicon-Germanium channels (cSiGe) on silicon wafers for SOC applications has unique challenges like the oxidation rate differential with silicon, defectivity and interface state density in the unoptimized state, and concerns with Tinv scalability. In overcoming these challenges, we show that we can leverage the superior mobility, low threshold voltage and NBTI of cSiGe channels in high-performance (HP) and low power (LP) HKMG CMOS logic MOSFETs with multiple oxides utilizing dual channels for nFET and pFET.
Keywords :
CMOS integrated circuits; MOSFET; elemental semiconductors; energy gap; low-power electronics; Ge; Si; band-gap engineering; dual channel high-K metal gate CMOS technology; multiple oxides; p-channel MOSFET; silicon wafers; Annealing; CMOS integrated circuits; Logic gates; Oxidation; Performance evaluation; Silicon; Silicon germanium;
Conference_Titel :
Electron Devices Meeting (IEDM), 2011 IEEE International
Conference_Location :
Washington, DC
Print_ISBN :
978-1-4577-0506-9
Electronic_ISBN :
0163-1918
DOI :
10.1109/IEDM.2011.6131628