A high performance 16M DRAM on a thin film SOI

A fully working 16M DRAM on a Thin Film Silicon On Insulator (TFSOI) is made with 0.5 /spl mu/m CMOS technology. This is, to the best of our knowledge, the highest density SOI DRAM ever achieved. LOCOS isolation and Local Implantation post Field oxidation (LIF) are introduced to suppress the edge transistor effect in NMOS. A reduced n/sup +//p/sup +/ dose in S/D implantation is the key process for a high density TFSOI-DRAM to suppress the defect generation during process while drain-source breakdown voltage (BVds) being increased. The shmoo plot of supply voltage vs. TRAC at 25/spl deg/C for a TFSOI-DRAM is demonstrated. RAS access time, TRAC, is 50 ns at 3.0 V Vcc which is faster by 20% than that of the equivalent bulk-Si device.