Novel mixed domain VLSI signal processing circuits for high performance, low power and area penalty SOC signal processing

A novel VLSI SOC signal processing circuit technique based on algorithmic computing architecture, ratio based circuit structures and replica (symmetrical) layout implementation employing basic mixed domain VLSI signal processing circuit elements, across the analog, digital, passive, voltage and current circuit domains, is presented. This approach demonstrated high performance, low power, low layout area penalty and low PVT sensitivity for VLSI SOC signal processing circuit implementations. Design examples are also provided in this paper.