DocumentCode
3045517
Title
Circuit-level modeling of MOS controlled thyristors
Author
Braun, C.
Author_Institution
US Army LABCOM, Fort Monmouth, NJ, USA
fYear
1990
fDate
26-28 Jun 1990
Firstpage
436
Lastpage
440
Abstract
Progress in developing appropriate circuit-level simulation models of the MOS controlled thyristor (MCT) for use as a tool in system design and analysis is described. Extensive experimental measurements of MCTs have been made, and series and parallel arrays for high voltage/current applications are in development. A simple two-transistor circuit-level model for a MCT is described here. The results of this model are compared to experimentally measured results for 15P90 and 30P100 MCTs (the first number refers to the rated RMS current, the second number to the DC blocking voltage divided by ten). While the results agree moderately well, there are a number of fundamental issues yet to be resolved. While there are good experimental characterization of MCTs under a wide range of conditions, the limitations of the standard simulation programs may prevent one from translating this into the model
Keywords
insulated gate field effect transistors; semiconductor device models; thyristors; 2-transistor circuit-level model; DC blocking voltage; MOS controlled thyristors; RMS current; circuit-level simulation models; Anodes; Appropriate technology; Circuit simulation; Circuit testing; Current measurement; FETs; Laboratories; MOSFETs; Thyristors; Voltage;
fLanguage
English
Publisher
ieee
Conference_Titel
Power Modulator Symposium, 1990., IEEE Conference Record of the 1990 Nineteenth
Conference_Location
San Diego, CA
Type
conf
DOI
10.1109/MODSYM.1990.200972
Filename
200972
Link To Document