Title :
A digital neuroprocessor using quantizer neurons
Author :
Nakahira, H. ; Sakiyama, S. ; Maruyama, M. ; Hasegawa, K. ; Kouda, T. ; Maruno, S. ; Shimeki, Y. ; Satonaka, T. ; Nagano, Y.
Author_Institution :
Matsushita Electr. Ind. Co. Ltd., Moriguchi, Japan
Abstract :
We discuss a digital neuroprocessor using quantizer neurons designed for character or image recognition and learning. The number of synapses in a neural network is a very important factor for the accurate recognition of images. A neural network with a large amount of synapses can achieve high recognition accuracy, however, it makes the processing speed lower because of the large number of network calculations. To realize both a large amount of synapses and high speed processing, a neuroprocessor has been fabricated with the Multi-Functional Layered Network (MFLN) model. The neuroprocessor contains 27,000 gates on a chip fabricated by using 1.2 /spl mu/m double metal CMOS, sea of gates technology. Chip size is 10.99 mm x 10.93 mm. The neuroprocessor operates with a clock cycle time of 25 nsec. It simulates the MFLN model with 4,736 neurons and two million synaptic weights in 2.8 msec when the width of the combination function is three. Therefore, the performance is 0.76 GCPS (Giga Connections Per Second). It achieves 20.5 GCPS, when the width of the combination function is one. It can execute Hebbian learning with 20.0 MCUPS (Mega Connections Updated Per Second).
Keywords :
CMOS integrated circuits; Hebbian learning; character recognition equipment; digital signal processing chips; image processing equipment; image recognition; neural chips; parallel architectures; 1.2 micron; 25 ns; Hebbian learning; MFLN model; character recognition; digital neuroprocessor; double metal CMOS; high recognition accuracy; high speed processing; image recognition; multi-functional layered network model; quantizer neurons; sea of gates technology; synapses; CMOS integrated circuits; Digital signal processing chips; Learning systems; Neural network hardware; Parallel architectures; Pattern recognition;
Conference_Titel :
VLSI Circuits, 1993. Digest of Technical Papers. 1993 Symposium on
Conference_Location :
Kyoto, Japan
DOI :
10.1109/VLSIC.1993.920527