Title :
A sub-0.1 /spl mu/m circuit design with substrate-over-biasing [CMOS logic]
Author :
Oowaki, Y. ; Noguchi, M. ; Takagi, S. ; Takashima, D. ; Ono, M. ; Matsunaga, Y. ; Sunouchi, K. ; Kawaguchiya, H. ; Matsuda, S. ; Kamoshida, M. ; Fuse, T. ; Watanabe, S. ; Toriumi, A. ; Manabe, S. ; Hojo, A.
Author_Institution :
Adv. Semicond. Device Lab., Toshiba Corp., Kawasaki, Japan
Abstract :
A substrate-over-biasing technique together with gate-substrate tie circuitry continues the downward trend of gate delay and reduces power for sub-0.1 /spl mu/m LSIs.
Keywords :
CMOS logic circuits; VLSI; delays; integrated circuit design; logic gates; CMOS logic; LSIs; gate delay; gate-substrate tie circuitry; power reduction; substrate-over-biasing; Circuit synthesis; Circuit testing; Delay; Fuses; Laboratories; Large scale integration; Leakage current; Semiconductor devices; Substrates; Threshold voltage;
Conference_Titel :
Solid-State Circuits Conference, 1998. Digest of Technical Papers. 1998 IEEE International
Conference_Location :
San Francisco, CA, USA
Print_ISBN :
0-7803-4344-1
DOI :
10.1109/ISSCC.1998.672387
