DocumentCode :
3078575
Title :
About catties and tokens: re-using adder circuits for arbitration
Author :
Preuber, Thomas B. ; Zabel, Martin ; Spallek, Rainer G.
Author_Institution :
Dresden Univ. of Technol., Germany
fYear :
2005
fDate :
2-4 Nov. 2005
Firstpage :
59
Lastpage :
64
Abstract :
This paper explores the analogies among the carry propagation within binary adders and the token passing within arbiter implementations. This analysis identifies a common design space, thus decreasing the design costs and time by efficient re-use beyond individual application domains. The immediate utilization of available carry-propagation networks is outlined and justified. This, for instance, enables designers to choose directly from a large pool of well-studied parallel prefix networks. While these solutions are, due to their regularity, favorable for VLSI ASIC designs, they do usually not synthesize well on FPGAs. Extending the analogy between carry propagation and token passing to this domain, the appropriate utilization of carry chains commonly available on FPGAs is demonstrated to yield small and fast arbiters.
Keywords :
VLSI; adders; application specific integrated circuits; asynchronous circuits; field programmable gate arrays; FPGA; VLSI ASIC designs; adder circuits; arbiter implementations; binary adders; carry-propagation networks; parallel prefix networks; token passing; Adders; Application specific integrated circuits; Costs; Counting circuits; Field programmable gate arrays; Hardware; Logic; Network synthesis; Space technology; Very large scale integration;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Signal Processing Systems Design and Implementation, 2005. IEEE Workshop on
ISSN :
1520-6130
Print_ISBN :
0-7803-9333-3
Type :
conf
DOI :
10.1109/SIPS.2005.1579839
Filename :
1579839
Link To Document :
بازگشت