DocumentCode
3083111
Title
Discrete z-domain analysis of high order phase locked loops
Author
Lu, Jinghiri ; Grung, Bernard ; Anderson, Stephen ; Rokhsaz, Shahrial
Volume
1
fYear
2001
fDate
6-9 May 2001
Firstpage
260
Abstract
Jitter transfer analysis using discrete z-domain transfer functions of a high order giga-bit rate phase locked loop (PLL) is presented. An impulse invariance method that produces the same z-domain equations as that of the differential analysis is first shown for a second order loop. The condition is obtained. Then a closed form third order loop equation in discrete z-domain is derived. Stability and frequency step response of a 3rd order 1.25 GHz phase lock loop is examined using the discrete z-domain transfer function. Random jitter performance is predicted, based on noise simulations of individual blocks, and the discrete z-domain transfer functions from each of the PLL sub-blocks to the PLL output. The predicted random jitter is compared against silicon measurements, and shown
Keywords
CMOS digital integrated circuits; digital phase locked loops; frequency response; frequency-domain analysis; jitter; 1.25 GHz; PLL sub-blocks; discrete z-domain analysis; frequency step response; giga-bit rate phase locked loop; high order phase locked loops; impulse invariance method; jitter transfer analysis; noise simulations; random jitter performance; second order loop; third order loop equation; Charge pumps; Differential equations; Frequency; Jitter; Phase locked loops; Silicon; Stability analysis; Time domain analysis; Transfer functions; Voltage-controlled oscillators;
fLanguage
English
Publisher
ieee
Conference_Titel
Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on
Conference_Location
Sydney, NSW
Print_ISBN
0-7803-6685-9
Type
conf
DOI
10.1109/ISCAS.2001.921840
Filename
921840
Link To Document