Title :
Symbolic time-domain behavioral and performance modeling of linear analog circuits using an efficient symbolic Newton-iteration algorithm for pole extraction
Author :
Chakraborty, Ritochit ; Ranjan, Mukesh ; Vemuri, Ranga
Author_Institution :
Digital Design Environ. Lab., Cincinnati Univ., OH, USA
Abstract :
Symbolic modeling techniques employ behavioral models to capture the input-output relationships of linear(ized) analog circuits in conjunction with performance models to measure performance metrics. The formulation of symbolic design equations depicting AC behavior of analog circuits has been fully automated in most symbolic analysis programs. Symbolic time-domain modeling till date relies extensively on manual abstraction. In this paper, we propose an automated technique for generation of symbolic behavioral and performance models that analyze time-domain characteristics of linear(ized) analog circuits. A fully symbolic time-domain analyzer has been integrated into the analog circuit synthesis flow. The calculation of time-domain response using inverse Laplace transform is facilitated by a fully symbolic pole extraction methodology. The mainstay for this pole extraction technique is an efficient symbolic Newton-iteration algorithm based on graph theory. Significant speedup is achieved using pre-compiled symbolic models inside the synthesis loop, thereby alleviating the computational inefficiencies introduced by full numerical simulation and performance estimation. The classes of analog circuits that we have synthesized using symbolic modeling techniques with effective performance closure include filters and operational amplifiers.
Keywords :
Laplace transforms; Newton method; analogue circuits; integrated circuit modelling; linear network analysis; poles and zeros; time-domain analysis; AC behavior; Newton-iteration algorithm; filters; graph theory; inverse Laplace transform; linear analog circuits; operational amplifiers; pole extraction; symbolic time-domain analyzer; symbolic time-domain behavioral modeling; Analog circuits; Character generation; Circuit synthesis; Graph theory; Integrated circuit synthesis; Laplace equations; Measurement; Numerical simulation; Performance analysis; Time domain analysis;
Conference_Titel :
VLSI Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Design., 19th International Conference on
Print_ISBN :
0-7695-2502-4
DOI :
10.1109/VLSID.2006.153