RISCE-a reduced instruction set circuit extractor for hierarchical VLSI layout verification based on interaction rules

The authors present a circuit extractor preserving the hierarchical layout structure isomorphically. As opposed to existing extractors, their approach permits all cell overlaps which are electrically meaningful. Mask operations based on stretched geometries handle topologically open and closed areas. A reduced set of model-independent instructions is introduced for device recognition. An existing implementation is discussed