DocumentCode
3142007
Title
Securing Boot of an Embedded Linux on FPGA
Author
Devic, Florian ; Torres, Lionel ; Badrignans, Benoît
Author_Institution
CNRS, Univ. of Montpellier 2, Montpellier, France
fYear
2011
fDate
16-20 May 2011
Firstpage
189
Lastpage
195
Abstract
The growing complexity of embedded systems makes reconfiguration and embedded OSs (Operating Systems) more and more interesting. FPGAs (Field-Programmable Gate Arrays) are able to perform such a feature with success. With most of the FPGAs, the OS is stored into an external memory (usually Flash) and running on a processor embedded into the FPGA. We consider that FPGA embedded processor is able to process the OS update through, for instance, an insecure network. However, these features may give rise to security flaws affecting the system integrity or freshness. Integrity can be altered by spoofing or modifying data in order to introduce malicious code. In the same way, freshness can be affected by replaying an old configuration in order to downgrade the system. This work proposes a trusted computing mechanism taking into account the whole security chain from bit stream-to-kernel-boot ensuring, both hardware and software, integrity while preventing replay attacks. This paper summarizes the current counter-measures ensuring integrity, confidentiality and freshness of the bit stream. Then we propose a solution to protect OS kernel against malicious modifications thanks to already trusted bit stream power-up. We also evaluate the area and performance overhead of the proposed architecture and its improvement using asymmetric cryptography. Adding security and increasing performances, this solution generates between 0 and 40% of area overhead depending on the re-usability consideration.
Keywords
Linux; cryptography; field programmable gate arrays; operating system kernels; FPGA embedded processor; OS kernel protection; asymmetric cryptography; boot security; embedded Linux; field-programmable gate arrays; malicious code; operating systems; trusted computing mechanism; Ash; Cryptography; Field programmable gate arrays; Hardware; Kernel; Random access memory;
fLanguage
English
Publisher
ieee
Conference_Titel
Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW), 2011 IEEE International Symposium on
Conference_Location
Shanghai
ISSN
1530-2075
Print_ISBN
978-1-61284-425-1
Electronic_ISBN
1530-2075
Type
conf
DOI
10.1109/IPDPS.2011.141
Filename
6008800
Link To Document