Standard cell library establishment and simulation for scan D flip-flops based on 0.5 micron CMOS mixed-signal process

The Application Specific Integrated Circuit (ASIC) design approach depends highly on the quality of the cell library to meet design specifications. Due to the use of both digital and analog signal processing, mixed-signal integrated circuits library are usually designed for specific purposes and the related design requires a high level of expertise and careful use of computer aided design tools. The paper establishes a series of standard cell: scan D flip-flops based on 0.5 micron complementary metal oxide semiconductor mixed-signal process. The research work presented in this paper includes reverse engineering, standard cell schematic and symbol building, standard cell layout drawing and post layout simulation.