DocumentCode
3192168
Title
A reconfigurable MPSoC-based QAM modulation architecture
Author
Ttofis, C. ; Papadopoulos, A. ; Theocharides, T. ; Michael, M. ; Doumenis, D.
Author_Institution
Dept. of ECE, Univ. of Cyprus, Nicosia, Cyprus
fYear
2010
fDate
27-29 Sept. 2010
Firstpage
137
Lastpage
142
Abstract
QAM is a widely used multi-level modulation technique, with a variety of applications in data radio communication systems. Most existing implementations of QAM-based systems use high levels of modulation in order to meet the high data rate constraint of emerging applications. This work presents the architecture of a highly-parallel MPSoC-based QAM modulator that offers multi-rate modulation. The proposed MPSoC architecture is modular and provides flexibility via dynamic reconfiguration of the QAM, offering high data rates (more than 1 Gbps), even at low modulation levels (16-QAM). Furthermore, the proposed QAM implementation integrates a hardware-based resource allocation algorithm for dynamic load balancing.
Keywords
data communication; multiprocessing systems; parallel architectures; quadrature amplitude modulation; reconfigurable architectures; resource allocation; system-on-chip; MPSoC; QAM modulation; data radio communication system; dynamic load balancing; dynamic reconfiguration; hardware based resource allocation; multilevel modulation technique; multirate modulation; parallel architecture; reconfigurable architecture; Hardware; Heuristic algorithms; Nickel; Quadrature amplitude modulation; Resource management; Throughput; MPSoC Design Methodology; QAM Modulators;
fLanguage
English
Publisher
ieee
Conference_Titel
VLSI System on Chip Conference (VLSI-SoC), 2010 18th IEEE/IFIP
Conference_Location
Madrid
Print_ISBN
978-1-4244-6469-2
Type
conf
DOI
10.1109/VLSISOC.2010.5642606
Filename
5642606
Link To Document