Implementation of an interleaved ZVS forward converter

A parallel zero voltage switching (ZVS) forward converter with half-bridge topology is presented in this paper. Two converter modules are connected in parallel in the output side to share the load current. In the primary side, two converter modules use the same power switches so that the semiconductor devices are reduced in the proposed converter compared with the conventional interleaved half-bridge converter. The asymmetrical pulse-width modulation (APWM) is used to regulate the output voltage and realize the ZVS turn-on of switches at the transition interval. The voltage stress of switches is clamped at the input source voltage. The system analysis, operation principle and design consideration of the proposed converter are presented. Finally experimental results based on a laboratory prototype are provided to verify the effectiveness of the proposed converter.