Low power and high speed 8x8 bit multiplier using non-clocked pass transistor logic

In this paper we have analyzed an 8-bit multiplier circuit using non clocked pass gate families with help of carry save multiplier (CSA) technique. The multiplier cell of the adder is designed by using pass transistors (n-transistors), p-transistors used as cross-coupled devices. The adder cell is designed by using multiplexing control input techniques. A combination of n- and p-transistors used on the mirror logic and inverters of full adder circuit. These multipliers are useful in the portable battery operated multimedia devices for energy efficient. The 8 bit multiplier circuit has been simulated using microwind3 VLSI layout CAD tool. We have analyzed the power dissipation, propagation delay, PDP and EPI (energy per instruction) and compared our results with other pass transistor logics as well as published results. From the simulated results it was found that the power dissipation and propagation delay are low in our designed non-clocked pass transistor logics. Our multiplier circuit shows a power dissipation improvement of 97.6% from Amir et.al and 46.30%, 23.24% and 0.15% from Rizwan et.al. Our multipliers gives better propagation delay compared to Rizwan et.al that are 89.56%, 88.39% and 88.31%.