Delay fault testability evaluation through timing simulation

For a given set of vectors, the guaranteed failure frequency of a synchronous sequential circuit is defined. This frequency is obtained from multiple delay logic simulation by selectively suppressing timing hazards. Any path delay fault testable by the vectors, if present, is guaranteed to be detected if the tests were run at this frequency