Title :
Optimal Margin Computation for At-Speed Test
Author :
Jinjun Xiong ; Zolotov, V. ; Visweswariah, Chandu ; Habitz, Peter A.
Author_Institution :
Thomas J. Watson Res. Center, IBM, Yorktown Heights, NY
Abstract :
In the face of increased process variations, at-speed manufacturing test is necessary to detect subtle delay defects. This procedure necessarily tests chips at a slightly higher speed than the target frequency required in the field. The additional performance required on the tester is called test margin. There are many good reasons for margin including voltage and temperature requirements, incomplete test coverage, aging effects, coupling effects and accounting for modeling inaccuracies. By taking advantage of statistical timing, this paper proposes an optimal method of test margin determination to maximize yield while staying within a prescribed shipped product quality loss (SPQL) limit. If process information is available from wafer testing of scribe line structures or on-chip process monitoring circuitry, this information can be leveraged to determine a per- chip test margin which can further improve yield.
Keywords :
integrated circuit manufacture; integrated circuit testing; integrated circuit yield; microprocessor chips; at-speed manufacturing test; delay defects; shipped product quality loss limit; statistical timing; test margin computation; Aging; Circuit testing; Delay; Face detection; Frequency; Manufacturing processes; Semiconductor device modeling; Temperature; Timing; Voltage;
Conference_Titel :
Design, Automation and Test in Europe, 2008. DATE '08
Conference_Location :
Munich
Print_ISBN :
978-3-9810801-3-1
Electronic_ISBN :
978-3-9810801-4-8
DOI :
10.1109/DATE.2008.4484746