DocumentCode
3243927
Title
Variability in architectural simulations of multi-threaded workloads
Author
Alameldeen, Alaa R. ; Wood, David A.
fYear
2003
fDate
12-12 Feb. 2003
Firstpage
7
Lastpage
18
Abstract
Multi-threaded commercial workloads implement many important Internet services. Consequently, these workloads are increasingly used to evaluate the performance of uniprocessor and multiprocessor system designs. This paper identifies performance variability as a potentially major challenge for architectural simulation studies using these workloads. Variability refers to the differences between multiple estimates of a workload´s performance. Time variability occurs when a workload exhibits different characteristics during different phases of a single run. Space variability occurs when small variations in timing cause runs starting from the same initial condition to follow widely different execution paths. Variability is a well-known phenomenon in real systems, but is nearly universally ignored in simulation experiments. In a central result of this paper we show that variability in multi-threaded commercial workloads can lead to incorrect architectural conclusions (e.g., 31% of the time in one experiment). We propose a methodology, based on multiple simulations and standard statistical techniques, to compensate for variability. Our methodology greatly reduces the probability of reaching incorrect conclusions, while enabling simulations to finish within reasonable time limits.
Keywords
multi-threading; multiprocessing systems; parallel architectures; performance evaluation; statistical analysis; virtual machines; Internet services; architectural simulations; multi-threaded workloads; multiple simulations; multiprocessor system; performance evaluation; performance variability; statistical techniques; uniprocessor system; Application software; Computational modeling; Computer architecture; Current measurement; Databases; Multiprocessing systems; Probability; Timing; Web and internet services; Web server;
fLanguage
English
Publisher
ieee
Conference_Titel
High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings. The Ninth International Symposium on
Conference_Location
Anaheim, CA, USA
ISSN
1530-0897
Print_ISBN
0-7695-1871-0
Type
conf
DOI
10.1109/HPCA.2003.1183520
Filename
1183520
Link To Document