Synthesizing hashing circuits

An approach for hardware synthesis of hashing transformations is presented, where the prescribed features that define a secure transformation are enforced by the design rules. This approach is fundamentally different from that adopted in implementations like SHA-1 or MD5, which are based on first devising an algorithm, and then analyzing it, with possible further modifications until arriving at a satisfactory performance that does not necessarily have solid theoretical foundations.