DocumentCode :
3278211
Title :
Towards a Formal Power Estimation Framework for Hardware Systems
Author :
Tuominen, Johanna ; Säntti, Tero ; Plosila, Juha
Author_Institution :
Turku Centre of Comput. Sci., Turku
fYear :
2005
fDate :
17-17 Nov. 2005
Firstpage :
96
Lastpage :
99
Abstract :
Conventionally, the correctness of functional and non-functional properties of hardware components is ensured during design process by simulation. Moreover, different description languages are needed during development phases. Thus, by adopting the Action Systems, we are able to use the same formalism from specification down to implementation. In this study, exploit the possibilities to formally model power consumption in Action Systems context. The purpose is to develop formal power estimation flow, which can be used to monitor the power consumption from abstract level down to the gate level implementation.
Keywords :
formal specification; hardware description languages; logic design; logic gates; Action Systems; description languages; formal power estimation; gate level implementation; hardware systems; Computational modeling; Computer science; Computer simulation; Context modeling; Energy consumption; Hardware; Information technology; Monitoring; Power system modeling; Process design;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
System-on-Chip, 2005. Proceedings. 2005 International Symposium on
Conference_Location :
Tampere
Print_ISBN :
0-7803-9294-9
Type :
conf
DOI :
10.1109/ISSOC.2005.1595653
Filename :
1595653
Link To Document :
بازگشت