• DocumentCode
    3278388
  • Title

    Hybrid Algorithm for Mapping Static Task Graphs on Multiprocessor SoCs

  • Author

    Orsila, Heikki ; Kangas, Tero ; Hämäläinen, Timo D.

  • Author_Institution
    Tampere Univ. of Technol., Tampere
  • fYear
    2005
  • fDate
    17-17 Nov. 2005
  • Firstpage
    146
  • Lastpage
    150
  • Abstract
    Mapping of applications on multiprocessor system-on-chip is a crucial step in the system design to optimize the performance, energy and memory constraints at the same time. The problem is formulated as finding solutions to an objective function of the algorithm performing the mapping and scheduling under strict constraints. Our solution is a new hybrid algorithm that distributes the computational tasks modeled as static acyclic task graphs The algorithm uses simulated annealing and group migration algorithms consecutively and it combines a non-greedy global and greedy local optimization techniques to have good properties of both ways. The algorithm begins as coarse grain optimization and moves towards fine grained optimization. As a case study we used ten 50-nodc graphs from the Standard Task Graph Set and averaged results over 100 optimization runs. The hybrid algorithm gives 8% better execution time on a system with four processing elements compared to simulated annealing. In addition, the number of iterations increased only moderately, which justifies the new algorithm in SoC design.
  • Keywords
    graph theory; greedy algorithms; multiprocessing systems; simulated annealing; system-on-chip; computational tasks; greedy local optimization techniques; group migration algorithms; multiprocessor system-on-chip; objective function; simulated annealing; standard task graph set; static acyclic task graphs; system design; Algorithm design and analysis; Computational modeling; Constraint optimization; Design optimization; Distributed computing; Memory management; Multiprocessing systems; Processor scheduling; Scheduling algorithm; Simulated annealing;
  • fLanguage
    English
  • Publisher
    ieee
  • Conference_Titel
    System-on-Chip, 2005. Proceedings. 2005 International Symposium on
  • Conference_Location
    Tampere
  • Print_ISBN
    0-7803-9294-9
  • Type

    conf

  • DOI
    10.1109/ISSOC.2005.1595665
  • Filename
    1595665