DocumentCode
3285956
Title
Improved calculation algorithm of diode balanced frequency multiplier
Author
Plavsky, L.G.
Volume
01
fYear
2008
fDate
23-25 Sept. 2008
Firstpage
187
Lastpage
187
Abstract
In this work we give the algorithm for balanced diode frequency multiplier at coupled TEM line. The algorithm proved to be correct under frequency multiplier development, this makes it to estimate a characteristic with minimal adjustment.
Keywords
diodes; frequency multipliers; TEM; diode balanced frequency multiplier; Access protocols; Circuits; Diodes; Frequency estimation; Instruments; Metrology; Power amplifiers; Safety; Scattering parameters; TV;
fLanguage
English
Publisher
ieee
Conference_Titel
Electronic Instrument Engineering, 2008. APEIE 2008. 9th International Conference on Actual Problems of
Conference_Location
Novosibirsk
Print_ISBN
978-1-4244-2825-0
Type
conf
DOI
10.1109/APEIE.2008.4897117
Filename
4897117
Link To Document