A coarse-grained reconfigurable architecture supporting flexible execution

In our research, we have proposed a reconfigurable architecture ´PARS´ for general purpose. For developing software assets required as a general purpose processor, the PARS architecture introduces an I-PARS execution model as an ideal execution model for coarse-grained reconfigurable processors. The I-PARS execution model is based on an execution model of an extremely wide VLIW processor. With the use of the I-PARS execution model we are not only able to generate the configuration data for step by step execution mode as for the conventional processors, but also possible to generate configuration data for streaming execution mode, which works fine on reconfigurable processors. Further, as a processor supporting the above model efficiently, we designed a prototype PARS processor UNITE. We present the design of the UNITE processor, and show how we support the two execution modes on it. Also we introduce the compiler we are developing for the UNITE processor.