DocumentCode :
3336564
Title :
Design analysis of XOR (4T) based low voltage CMOS full adder circuit
Author :
Wairya, Subodh ; Singh, Garima ; Vishant ; Nagaria, R.K. ; Tiwari, S.
Author_Institution :
Dept. of Electron. & Commun. Eng., Motilal Nehru Nat. Inst. of Technol. (MNNIT), Allahabad, India
fYear :
2011
fDate :
8-10 Dec. 2011
Firstpage :
1
Lastpage :
7
Abstract :
This paper presents a comparative study of highspeed, low-power and low voltage full adder circuits. Our approach is based on XOR-XNOR (4T) design full adder circuits combined in a single unit. This technique helps in reducing the power consumption and the propagation delay while maintaining low complexity of logic design. Simulation results illustrate the superiority of the designed adder circuits against the conventional CMOS, TG and Hybrid adder circuits in terms of power, delay and power delay product (PDP) at low voltage. Noise analysis shows designed full adder circuit´s work at high frequency and high temperature satisfactorily. Simulation results reveal that the designed circuits exhibit lower PDP, more power efficiency and faster when compared to the available full adder circuits at low voltage. The design is implemented on UMC 0.18μm process models in Cadence Virtuoso Schematic Composer at 1.8 V single ended supply voltage and simulations are carried out on Spectre S.
Keywords :
CMOS logic circuits; adders; delays; integrated circuit design; integrated circuit noise; logic design; low-power electronics; Cadence Virtuoso Schematic Composer; PDP; Spectre S simulation; TG adder circuit; UMC process model; XOR-XNOR (4T) design full adder circuit; hybrid adder circuit; logic design analysis; low voltage CMOS full adder circuit; low-power CMOS full adder circuit; noise analysis; power delay product; power efficiency; propagation delay; single ended supply voltage; size 0.18 mum; voltage 1.8 V; Adders; CMOS integrated circuits; Delay; Logic gates; Power demand; Threshold voltage; Transistors; Full Adder; Hybrid Adder; Transmission gate; VLSI; XOR circuit;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Engineering (NUiCONE), 2011 Nirma University International Conference on
Conference_Location :
Ahmedabad, Gujarat
Print_ISBN :
978-1-4577-2169-4
Type :
conf
DOI :
10.1109/NUiConE.2011.6153275
Filename :
6153275
Link To Document :
بازگشت