DocumentCode
3349950
Title
The Design and Implementation of FPGA-based Deep Ground-Penetrating Radar Host Control System
Author
Wenpeng, Wang ; Yipeng, Ding ; Bo, Zhao ; Wei, Wang ; Guangyou, Fang ; Jun, Liu Xiao
Author_Institution
Inst. of Electron., Beijing, China
fYear
2011
fDate
21-23 Oct. 2011
Firstpage
716
Lastpage
720
Abstract
The Ground Penetrating Radar (GPR) is a technique that utilizes the radio waves to map structure and features of objects buried in the ground. In this paper, we design a host control system (HCS) of GPR based on a maximum length binary sequence, abbreviation M-sequence, to implement the detecting of deep level objects on earth, and we realize the design of software and hardware for the HCS of GPR. Using single field-programmable logic array (FPGA) as the core, the HCS improves the flexibility of the system, reducing power consumption. Experiments show that the HCS can complete the tasks of generating transmitting, echo signals sampling, data transmission, controlling the work modes with parameters, meeting the design specifications requirements.
Keywords
data communication; field programmable gate arrays; ground penetrating radar; telecommunication control; FPGA-based deep ground-penetrating radar host control system; GPR; HCS; abbreviation M-sequence; data transmission; echo signal sampling; field-programmable logic array; length binary sequence; map structure; power consumption; radio waves; Broadband antennas; Clocks; Field programmable gate arrays; Ground penetrating radar; Radar antennas; Universal Serial Bus; Control system; FPGA GPR; M-sequence;
fLanguage
English
Publisher
ieee
Conference_Titel
Instrumentation, Measurement, Computer, Communication and Control, 2011 First International Conference on
Conference_Location
Beijing
Print_ISBN
978-0-7695-4519-6
Type
conf
DOI
10.1109/IMCCC.2011.182
Filename
6154207
Link To Document