SoC design and implementation for high reliable narrow-band power-line communications

This paper describes a dual-mode type architecture for a high reliable narrow-band power-line communication (PLC) modem, and its design and implementation of a system-on-a-chip (SoC). The designed architecture is based on a chirp modulation technique for the purpose of overcoming time variations of power-line channel environments in the narrow-bandwidth of the frequency range of 95 - 148.5 kHz. The designed modem is fabricated utilizing a mixed 0.18 mum CMOS technology. Especially, according to the power-line channel environments the data transmission rate can be selectively changed into 2.5 kbps and 480 bps. The total hardware complexity of the implemented chip is about 50,000 gates, the power consumption is about 26 mW, and the operating frequency is up to 5.12 MHz.