Two-step junction-splitting SAR analog-to-digital converter

A new architecture is proposed to reduce the power consumption and capacitor area in successive-approximation register analog-to-digital converters (SAR ADCs). Two junction-split binary-weighted capacitor arrays are used in a coarse/fine quantization scheme. This reduces both the power consumption and the capacitor area to a small fraction of that of the original split-junction SAR ADC.