DocumentCode :
3377822
Title :
Reduction of interpolants for logic synthesis
Author :
Backes, John D. ; Riedel, Marc D.
Author_Institution :
Dept. of Electr. & Comput. Eng., Univ. of Minnesota, Minneapolis, MN, USA
fYear :
2010
fDate :
7-11 Nov. 2010
Firstpage :
602
Lastpage :
609
Abstract :
Craig Interpolation is a state-of-the-art technique for logic synthesis and verification, based on Boolean Satisfiability (SAT). Leveraging the efficacy of SAT algorithms, Craig Interpolation produces solutions quickly to challenging problems such as synthesizing functional dependencies and performing bounded model-checking. Unfortunately, the quality of the solutions is often poor. When interpolants are used to synthesize functional dependencies, the resulting structure of the functions may be unnecessarily complex. In most applications to date, interpolants have been generated directly from the proofs of unsatisfiability that are provided by SAT solvers. In this work, we propose efficient methods based on incremental SAT solving for modifying resolution proofs in order to obtain more compact interpolants. This, in turn, reduces the cost of the logic that is generated for functional dependencies.
Keywords :
Boolean functions; computability; interpolation; logic design; Boolean satisfiability; Craig interpolation; SAT algorithm; compact interpolant; functional dependency; incremental SAT solving; logic synthesis; logic verification; Boolean functions; Inspection; Interpolation; Logic gates; Optimization; Partitioning algorithms; Runtime;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Computer-Aided Design (ICCAD), 2010 IEEE/ACM International Conference on
Conference_Location :
San Jose, CA
ISSN :
1092-3152
Print_ISBN :
978-1-4244-8193-4
Type :
conf
DOI :
10.1109/ICCAD.2010.5654209
Filename :
5654209
Link To Document :
بازگشت