Title :
Scheduling to timing optimization for a novel high-level synthesis approach
Author :
Li, Ling ; Wang, Teng ; Hu, Ziyi ; Wang, Xin´an ; Zhang, Xu
Author_Institution :
Key Lab. of Integrated Microsyst., Peking Univ., Shenzhen, China
Abstract :
Traditional IC design methodology based on standard cells shows its limitation on design efficiency, which can not satisfy the needs for shorter time-to-market and more advanced functionality of IC products. To solve this problem, a novel high level synthesis method named operator design method is proposed. In this paper, a scheduling scheme to timing optimization for operator design method is proposed, which is carried out based on the attributes of the operand in the operation and dependence of the operations. The experiment results proves the feasibility and the efficiency of the operator design method, and obtains a 65% faster data-processing capacity and 30% reduction in hardware cost than that of SPARK tool of University California at San Diego.
Keywords :
circuit optimisation; integrated circuit design; scheduling; IC design methodology; data-processing capacity; hardware; novel high-level synthesis approach; operator design method; scheduling scheme; timing optimization; CMOS integrated circuits; CMOS technology; Design methodology; Ions; Job shop scheduling; Sparks; high-level synthesis; operator design method; rapid design; scheduling;
Conference_Titel :
ASIC (ASICON), 2011 IEEE 9th International Conference on
Conference_Location :
Xiamen
Print_ISBN :
978-1-61284-192-2
Electronic_ISBN :
2162-7541
DOI :
10.1109/ASICON.2011.6157114
