Separate projection and extended Cauer method for circuit reduction

We propose novel separate projection and extended Cauer method for multi-port circuit reduction and equivalent circuit synthesis. Small degree transfer functions can be made independently on the number of interface terminals between reduction target circuit and nonreduction target, and equivalent circuit can be synthesized based on these transfer functions. The combination of these two methods can contribute to the acceleration of the circuit analysis CPU time.