DocumentCode
3381998
Title
A low-power 4.224GS/s sampler in 0.13-µm CMOS for IR UWB receiver
Author
Zhao, Yi ; Jiang, Jun ; Shao, Ke ; Qin, Yajie ; Hong, Zhiliang
Author_Institution
State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai, China
fYear
2011
fDate
25-28 Oct. 2011
Firstpage
512
Lastpage
515
Abstract
This paper presents a low-power 4.224GS/s sampler in 0.13-μm CMOS for IR-UWB receiver. In this design, equivalent sampling technique is introduced to multiply the sampling rate and offset cancellation technique is applied to achieve high resolution. The offset cancellation technique does not require any pre-amplifier and quiescent current. Moreover, the comparator core in the sampler only requires one phase clock while conventional two phase clocks are needed. The total power of sampler is only 2.4mW with active area of 0.4mm2.
Keywords
CMOS integrated circuits; low-power electronics; preamplifiers; radio receivers; ultra wideband communication; CMOS; IR UWB receiver; comparator core; low-power sampler; offset cancellation technique; phase clock; power 2.4 mW; preamplifier; quiescent current; size 0.13 mum; Band pass filters; Baseband; Delay; Indium phosphide;
fLanguage
English
Publisher
ieee
Conference_Titel
ASIC (ASICON), 2011 IEEE 9th International Conference on
Conference_Location
Xiamen
ISSN
2162-7541
Print_ISBN
978-1-61284-192-2
Electronic_ISBN
2162-7541
Type
conf
DOI
10.1109/ASICON.2011.6157234
Filename
6157234
Link To Document