Low complexity design and implementation of active interference cancellation

In this paper, we propose a reduced complexity architecture for the active interference cancellation (AIC) technique. Computation power is saved mainly by exploiting the regularity of the matrix structure. The proposed architecture is implemented using fixed-point computation with low hardware cost. Simulation results show that the performance of the proposed scheme is almost the same as that of the original floating-point AIC scheme.