DocumentCode
340679
Title
A 16-channel digital TDC chip
Author
Bailly, P. ; Chauveau, J. ; Genat, J.F. ; Huppert, J.F. ; Lebbolo, H. ; Roos, L. ; Bo, Zhang
Author_Institution
LPNHE, Paris VI & VII Univ., France
Volume
1
fYear
1998
fDate
1998
Firstpage
447
Abstract
A 16-channel digital TDC chip has been built for the DIRC Cerenkov counter of the BaBar experiment at the SLAC B-factory (Stanford, USA). The binning is 0.5 ns and the full-scale 32 microseconds. The data driven architecture integrates channel buffering and selective readout of data falling within a programmable time window. The linearity is better than 80 ps rms on 90% of the production parts
Keywords
Cherenkov counters; analogue-digital conversion; digital integrated circuits; nuclear electronics; 0.5 ns; 16-channel; 32 mus; 80 ps; Cerenkov counter; DIRC; binning; channel buffering; digital TDC chip; linearity; time to digital convertor; Background noise; Clocks; Counting circuits; Delay effects; Detectors; Linearity; Noise generators; Production; Semiconductor device measurement; Time measurement;
fLanguage
English
Publisher
ieee
Conference_Titel
Nuclear Science Symposium, 1998. Conference Record. 1998 IEEE
Conference_Location
Toronto, Ont.
ISSN
1082-3654
Print_ISBN
0-7803-5021-9
Type
conf
DOI
10.1109/NSSMIC.1998.775181
Filename
775181
Link To Document