Correcting multiple design errors in digital VLSI circuits

With the increase in the complexity of VLSI circuit design, logic design errors can occur during the synthesis process. In this paper we present an efficient test-vector simulation approach for multiple design error diagnosis and correction. We also compare the quality of test vector simulation and BDDs for this problem and show the competitive performance of the former. Experimental results exhibit the robustness of our approach and confirm the theoretical results