Low voltage low power CMOS design techniques for deep submicron ICs

Due to the quadratic reduction in the switching power dissipation, lowering supply voltage is obviously one of the most effective ways to reduce power consumption. However, the performance will degrade. In order to satisfy the high performance requirements, threshold voltage has to be scaled. Unfortunately, such scaling leads to a dramatic increase in leakage current, which becomes a new concern for low voltage and high performance circuit designs. Multiple transistor threshold and supply voltages can be used to achieve low power and high performance while maintaining low leakage current. In this tutorial, different multiple-V_th, multiple-V_dd and standby leakage control techniques are presented