Scalable pipelined micro-architecture for wavelet transform [image compression]

A new scalable pipelined micro-architecture has been proposed for evaluating the discrete wavelet transform which demands very high processing power. The proposed scheme does away with the explicit multiply operation which is both expensive as well time consuming and provides an innovative method to obtain the transformed values of the discrete samples at every clock cycle