An architecture for a high speed fuzzy logic inference engine in FPGAs

Fuzzy logic arithmetic requires more processing power than traditional methods. To overcome this problem a four stage two datapath fuzzy logic inference engine is proposed. Each stage and datapath operates in parallel when possible to reduce total processing time. The inference engine architecture is designed to be used to control a two link robot arm and to work in an FPGA implementation