DocumentCode :
3432756
Title :
Dynamically Optimizing FPGA Applications by Monitoring Temperature and Workloads
Author :
Jones, Phillip H. ; Cho, Young H. ; Lockwood, John W.
Author_Institution :
Appl. Res. Lab., Washington Univ.
fYear :
2007
fDate :
Jan. 2007
Firstpage :
391
Lastpage :
400
Abstract :
In the past, field programmable gate array (FPGA) circuits only contained a limited amount of logic and operated at a low frequency. Few applications running on FPGAs consumed excessive power. Today, the temperature of FPGAs are a major concern due to increased logic density and speed. Large applications with highly pipelined datapaths can ultimately generate more heat than the package can dissipate. For FPGAs that operate in controlled environments, heat sinks and fans can be used to effectively dissipate heat from the device. However, FPGA devices operating under harsher thermal conditions in outdoor environments, or in systems with malfunctioning cooling systems need a thermal management control system. To address this issue, we had previously devised a reconfigurable temperature monitoring system that gives feedback to the FPGA circuit using the measured junction temperature of the device. Using this feedback, we designed a novel dual frequency switching system that allows the FPGA circuits to maintain the highest level of throughput performance for a given maximum junction temperature. This paper extends the previous work by additionally making this adaptive frequency mechanism workload aware and evaluating power and latency performance under bursty workload conditions. Our working system has been implemented on the field programmable port extender (FPX) platform developed at Washington University in St. Louis. Experimental results with a scalable image correlation circuit show up to a 30% saving in power for bursty workloads and up to a 2x factor improvement in latency performance as compared to a system without thermal or workload feedback. Our circuit provides power efficient high performance processing of bursty workloads, while ensuring the device always operates within a safe temperature range
Keywords :
field programmable gate arrays; reconfigurable architectures; temperature control; FPGA applications; FPGA circuit; dual frequency switching system; dynamic optimization; field programmable port extender platform; reconfigurable temperature monitoring system; thermal management control system; Delay; Feedback circuits; Field programmable gate arrays; Frequency; Heat sinks; Programmable logic arrays; Temperature control; Temperature measurement; Temperature sensors; Thermal management;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems., 20th International Conference on
Conference_Location :
Bangalore
ISSN :
1063-9667
Print_ISBN :
0-7695-2762-0
Type :
conf
DOI :
10.1109/VLSID.2007.68
Filename :
4092076
Link To Document :
بازگشت