Process induced charging damage in thin gate oxides

Scaled devices require thinner gate oxides, and it is therefore important to estimate how such scaling affects oxide susceptibility to process induced charging damage. To address this issue, we used test structures that contain transistors with attached charge collecting antennas at different wafer processing levels. The sensitivity of transistor parameters to gate oxide characteristics allows for measurement of relatively low damage that may not show up in device yield