Title :
A mulitple level network approach for clock skew minimization with process variations
Author :
Mori, Makoto ; Chen, Hongyu ; Yao, Bo ; Cheng, Chung-Kuan
Author_Institution :
Dept. of Comput. Sci. & Eng., California Univ., San Diego, La Jolla, CA, USA
Abstract :
We investigate the effect of multilevel network for clock skew. We first define the simplified RC circuit model of a hybrid clock mesh/tree structure. The skew reduction effect of shunt segment contributed by the mesh is derived analytically from the simplified model. The result indicates that the skew decreases proportionally to the exponential of -R1/R, where R1 is the driving resistance of a leaf node in the clock tree and R is the resistance of a mesh segment. Based on our analysis, we propose a hybrid multilevel mesh and tree structure for global clock distribution. A simple optimization scheme is adopted to optimize the routing resource distribution of the multilevel mesh. Experimental results show that by adding a mesh to the bottom-level leaves of an H-tree, the clock skew can be reduced from 29.2 ps to 8.7 ps, and the multilevel networks with same total routing area can further reduce the clock skew by another 30%. We also discuss the inductive effect of mesh in the appendix. When the clock frequency is less than 4 GHz, our RC model remains valid for clock meshes with grounded shielding or using differential signals.
Keywords :
RC circuits; clocks; minimisation; RC circuit model; clock skew minimization; hybrid clock mesh structure; leaf node; multilevel clock distribution network; optimization scheme; routing resource distribution; tree structure; Circuits; Clocks; Computer science; Delay; Frequency; Microprocessors; Minimization; Registers; Routing; Tree data structures;
Conference_Titel :
Design Automation Conference, 2004. Proceedings of the ASP-DAC 2004. Asia and South Pacific
Print_ISBN :
0-7803-8175-0
DOI :
10.1109/ASPDAC.2004.1337577