MULTIPAR: an output queue ATM modular switch with multiple phases and replicated planes

The authors propose a novel output queuing ATM modular switch which has memoryless two-stage interconnection with disjoint-path topology. The goal of achieving the modular switch is to relax the limitation of VLSI implementation, to simplify interstage wiring and synchronization, furthermore to reduce complexity of the overall switch. A pure output queue is constructed by providing multipath in each output port and replicated switching module planes. The switch with certain cell loss requirement can be ensured by choosing a suitable path set of L₁ and L₂. For instance, cell loss probability in the switch can be kept less than 10^-6 for various N, under 90% load, if a set of L₁=9 and L₂=4 (or L₁ =8 and L₂=5) is chosen