Design of parallel preprocessing image sensors

In this paper we propose an architecture for an image sensor with an embedded low-power analog preprocessing unit dedicated for convolution-type filtering. The convolution of the analog image data with the digital convolution kernel is realized using a sequential bit-wise principle. For the subsequent bit-shifted addition a modified current-mode pipelined A/D converter is suggested