Title :
An Ultra-low Power Symbol Detection Methodology and Its Circuit Implementation for a Wake-up Receiver in Wireless Sensor Nodes
Author :
Meher, Deepak Kumar ; Salimath, Arunkumar ; Halder, Achintya
Author_Institution :
Dept. of E&ECE, IIT Kharagpur, Kharagpur, India
Abstract :
An RF envelope detector (ED) and an asynchronous latching circuit have been designed for a wake-up receiver in 400 MHz MICS and 433 MHz / 915 MHz ISM band. The architecture is designed to tolerate significant process, supply-voltage and temperature variations. An alternative bit encoding technique has been used, which eliminates the need for symbol synchronization and the associated circuitry. The power consumption of the entire circuit, which is designed using 1.8 V supply voltage and 180 nm CMOS process, is limited to 43 uW during symbol detection and is limited to 34 uW when no input signal activity is present in the receiver RF front-end. For an input current swing of ±3 μA from the RF front-end, the circuit successfully detects up to a 2.5 Mbps input data rate.
Keywords :
CMOS integrated circuits; encoding; integrated circuit design; radio receivers; wireless sensor networks; CMOS process; ISM band; MICS; RF ED; RF envelope detector; RF front-end; asynchronous latching circuit; bit encoding technique; frequency 400 MHz; frequency 433 MHz; frequency 915 MHz; power 34 muW; power 43 muW; power consumption; size 180 nm; ultralow power symbol detection methodology; voltage 1.8 V; wake-up receiver; wireless sensor nodes; Differential amplifiers; Envelope detectors; Radio frequency; Receivers; Shift registers; Synchronization; Wireless sensor networks; envelope detector; process and temperature invariant; symbol synchronation; wake-up receiver; wireless sensor network;
Conference_Titel :
VLSI Design (VLSID), 2012 25th International Conference on
Conference_Location :
Hyderabad
Print_ISBN :
978-1-4673-0438-2
DOI :
10.1109/VLSID.2012.83