DocumentCode
3544797
Title
High-K metal gate contact RRAM (CRRAM) in pure 28nm CMOS logic process
Author
Wen Chao Shen ; Chin Yu Mei ; Chih, Yu-Der ; Shyh-Shyuan Sheu ; Ming-Jinn Tsai ; Ya-Chin King ; Chrong Jung Lin
Author_Institution
Microelectron. Lab., Nat. Tsing-Hua Univ., Hsinchu, Taiwan
fYear
2012
fDate
10-13 Dec. 2012
Abstract
A new high density Contact RRAM (CRRAM) cell realized in pure high-k metal gate 28nm CMOS logic process with a very small 35nm×35nm resistive contact hole has been fabricated without extra masking or process step. This study reports the first time of a manufacturable tiny resistive node of RRAM cell on a 28nm CMOS logic platform and fully compatible with high-k metal gate processes. The 28nm Contact RRAM cell exhibits a stable operation window with a very small cell size of 0.03μm2. Due to the scale down and uniform manufacturing process, the cell reliably operates in a low set voltage of 3V and an acceptable reset current of 60μA/cell with short set and reset time of 500ns and 100us. Excellent endurance of more than 1M cycles and stable data retention at high temperature further support the 28nm Contact RRAM will be a promising SOC memory i n the future.
Keywords
CMOS logic circuits; random-access storage; CMOS logic process; CRRAM; current 60 muA; high-K metal gate contact RRAM; resistive contact hole; size 28 nm; size 35 nm; time 100 mus; time 500 ns; voltage 3 V; Arrays; CMOS integrated circuits; CMOS technology; Films; High K dielectric materials; Logic gates; Metals;
fLanguage
English
Publisher
ieee
Conference_Titel
Electron Devices Meeting (IEDM), 2012 IEEE International
Conference_Location
San Francisco, CA
ISSN
0163-1918
Print_ISBN
978-1-4673-4872-0
Electronic_ISBN
0163-1918
Type
conf
DOI
10.1109/IEDM.2012.6479146
Filename
6479146
Link To Document