Comparative analysis of harmonic reduction in multilevel inverter

In this paper, different multilevel inverter topologies and their comparison has been presented. Multilevel inverter topologies (MLIs) are increasingly being used in medium and high power applications due to their many advantages such as low power dissipation on power switches, low harmonic contents and low electromagnetic interference (EMI) outputs. The distortion of the output voltage decreases as the number of level increases and it is further improved by applying pulse width modulation (PWM) techniques. In this work, an attempt has been made to reduce the harmonic content in the output voltage by incorporating different multi level inverter topologies using sinusoidal PWM technique. The gating signals for the switches are generated with the help of the switching table and the power circuit is simulated in MATLAB/Simulink.