Title :
Architectural issues in base-station frequency synthesizers
Author :
Aniruddhan, Sankaran ; Allstot, David J.
Author_Institution :
Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA
Abstract :
Base station frequency synthesizers have extremely stringent specifications in terms of low integrated RMS phase error and low lock time. Satisfying both these conflicting specifications demands the selection of the right architecture. At the same time, other significant issues, such as spur suppression and tuning range, necessitate the use of allied techniques. The different architectural choices available for this application are compared vis-a`-vis their respective benefits and drawbacks. A dual-loop-PLL-based architecture that meets very strict specifications is designed and simulated at 2 GHz. This synthesizer has an integrated RMS phase error of 1° while having a phase noise of -120 dBc/Hz at 600 kHz offset. The lock time is 40 μs, and the tuning range is 100 MHz.
Keywords :
CMOS analogue integrated circuits; circuit tuning; frequency synthesizers; integrated circuit design; mobile radio; network analysis; phase locked loops; phase noise; system-on-chip; 2 GHz; 40 mus; CMOS system-on-chip solutions; base-station frequency synthesizer architecture; dual-loop-PLL; integrated RMS phase error; lock time; mobile wireless communications; phase noise; spur suppression; synthesizer design; tuning range; Bandwidth; Base stations; Filters; Frequency conversion; Frequency synthesizers; Phase locked loops; Phase noise; Radio frequency; Tuning; Voltage-controlled oscillators;
Conference_Titel :
Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on
Print_ISBN :
0-7803-8834-8
DOI :
10.1109/ISCAS.2005.1466015
