Novel interpolator structure for digital symbol synchronisation

Timing adjustment in a digital modem is performed by interpolation after sampling with a fixed clock. A novel interpolator structure is proposed to avoid extrapolation problem, which arises if the fixed clock sampling rate is assumed to be equal to the nominal sampling rate of the interpolator output signal. The simulations indicate that the proposed structure works well and is superior to the conventional implementation.