Abstract :
A technique is described which makes possible the formation of isolated junction field effect transistors, NPN transistors and vertical PNP transistors in the same monolithic integrated circuit. PNP´s with B = 50 and ft= 20 MHz, and N-channel JFET´s with BVG-C= 60 V can be fabricated without compromising NPN performance.